Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Uživatelský manuál stáhnout pdf (Strana 9)

TABLES

Slave Controller – IP Core for Xilinx FPGAs III-IX

Table 61: I²C EEPROM signals ........................................................................................................... 109

Table 62: EEPROM timing characteristics IP Core ............................................................................. 109

Table 63: AC Characteristics ............................................................................................................... 110

Table 64: Forwarding Delays ............................................................................................................... 110

Table 65: EtherCAT IP Core constraints ............................................................................................. 111

1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 125 126

Žádné komentáře

Beckhoff EtherCAT IP Core for Xilinx FPGAs v2.04e Uživatelský manuál Strana 9