Beckhoff EtherCAT Registers Section II Uživatelský manuál Strana 87

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 98
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 86
Distributed Clocks (0x0900:0x09FF)
Slave Controller Register Description II-75
3.49.6 SyncManager Event Times
Table 127: Register EtherCAT Buffer Change Event Time (0x09F0:0x09F3)
ESC20
ET1100
ET1200
IP Core
Bit
Description
ECAT
PDI
Reset Value
31:0
Register captures local time of the beginning
of the frame which causes at least one
SyncManager to assert an ECAT event
r/-
r/-
0
NOTE: Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which
guarantees reading a consistent value.
Table 128: Register PDI Buffer Start Event Time (0x09F8:0x09FB)
ESC20
ET1100
ET1200
IP Core
Bit
Description
ECAT
PDI
Reset Value
31:0
Register captures local time when at least
one SyncManager asserts an PDI buffer
start event
r/-
r/-
0
NOTE: Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which
guarantees reading a consistent value.
Table 129: Register PDI Buffer Change Event Time (0x09FC:0x09FF)
ESC20
ET1100
ET1200
IP Core
Bit
Description
ECAT
PDI
Reset Value
31:0
Register captures local time when at least
one SyncManager asserts an PDI buffer
change event
r/-
r/-
0
NOTE: Register bits [31:8] are internally latched (ECAT/PDI independently) when bits [7:0] are read, which
guarantees reading a consistent value.
Zobrazit stránku 86
1 2 ... 82 83 84 85 86 87 88 89 90 91 92 ... 97 98

Komentáře k této Příručce

Žádné komentáře