
Features and Registers
Slave Controller – IP Core for Altera FPGAs III-23
MI control by PDI possible
EEPROM emulation by µController
Disable Digital I/O register (0x0F00:0x0F03)
RUN/ERR LED Override (0x0138:0x0139)
DC Receive Times (0x0900:0x090F)
DC System Time (0x0910:0x0936)
Komentáře k této Příručce