Beckhoff EtherCAT IP Core for Xilinx FPGAs v3.00k Uživatelský manuál Strana 91

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 144
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 90
Ethernet Interface
Slave Controller IP Core for Xilinx FPGAs III-79
9.1.3 Separate external MII management interfaces
If two separate external MII management interfaces are to be connected to the single MII
management interface of the EtherCAT IP Core, some glue logic has to be added. Disable internal Tri-
State drivers for the MII management bus and combine the signals according to the following figure.
Take care of proper PHY address configuration: the PHYs need different PHY addresses.
EtherCAT IP Core
Ethernet PHY
MDIO_IN
MCLK
MDIO
MDC
4K7
V
CC I/O
Ethernet PHY
MDIO
MDC
4K7
V
CC I/O
MDIO_OUT
MDIO_ENA
&
FPGA
Figure 28: Example schematic with two individual MII management interfaces
9.1.4 MII management timing specifications
For MII Management Interface timing diagrams refer to Section I.
Table 37: MII management timing characteristics
Parameter
Min
Typ
Max
Comment
PRELIMINARY TIMING
t
MI_startup
1.34 ms
Time between nPHY_RESET_OUT reset end and
the first access via management interface
t
Clk
400 ns
MI_CLK period
t
Write
~ 25.6 µs
MI Write access time
t
Read
~ 25.4 µs
MI Read access time
Zobrazit stránku 90
1 2 ... 86 87 88 89 90 91 92 93 94 95 96 ... 143 144

Komentáře k této Příručce

Žádné komentáře